ELECTRICAL CHARACTERIZATION OF HUGHES HCMP 1853D AND RCA CDP1853D N-BIT, CMOS, 1-OF-8 DECODER MICROCIRCUITS

JUNE 1979,

(HAC-Ref-E0963) BLECTRICAL CHARACTERIZATION N79-26315
OF HUGHES HCMP 1853D AND RCA CDP1853D N-BIT,
CMOS, 1-OF-8 DECODER MICROCIRCUITS Final
Report (Hughes Aircraft Co.) 59 p
HC A04/MF A01 CSCI 09C G3/33, 27828





ELECTRICAL CHARACTERIZATION OF HUGHES HCMP 1853D AND RCA CDP1853D N-BIT, CMOS, 1-OF-8 DECODER MICROCIRCUITS

FINAL REPORT June 1979

Contract Number JPL 954816, Modification 1

Prepared for Jet Propulsion Laboratory California Institute of Technology Pasadena, California 91103

> Prepared by R. L. Stokes

Technology Support Division Hughes Aircraft Company • Culver City, California

APPROVED: A.P. Siquero APPROVED:

Program Manager

K. H. TENDICK

Manager

Components and

Materials Laboratory

TEST ABSTRACT

Twenty-five Hughes HCMP 1853D and 25 RCA CDP1853D micro-circuits were subjected to electrical characterization tests. The devices were subjected to functional and AC and DC parametric tests at ambient temperatures of -55°C, -20°C, 25°C, 85°C, and 125°C. All measurements were performed on a Tektronix S-3260 Test System located at the Hughes Aircraft Company Technology Support Division in Culver City, California. Temperature environment was provided by a Temptronic thermal airstream system under program control.

All 50 devices passed the functional tests and yielded nominal values in the AC and DC parametric tests.

CONTENTS

1.0	INTF	RODUCTION 1-3	1
2.0	DEV	ICE DESCRIPTION	1
	2.1	Pin Descriptions 2-2	2
		2.1.1 N Inputs (N0, N1, N2) 2-2 2.1.2 Chip Enable Input (CE) 2-3 2.1.3 Clock Inputs (CLA, CLB) 2-3 2.1.4 Outputs (OUT0 through OUT7) 2-3	2
	2.2	Operation	4
3.0	DES	CRIPTION OF TESTS 3-3	1
	3.1 3.2 3.3	Functional Tests	2
4.0	TES'	T RESULTS 4-	1
	4.1 4.2	Summary	

LIST OF ILLUSTRATIONS

Figure		Page
1	1853 Pin Connections	2-1
2	1853 Functional Diagram	2-2
3	Functional Test Timing	3-2
4	Propagation Delay Timing	3-5
5	Transition Time	3-5
6	Output Load	3-5

LIST OF TABLES

Table		Page
1	Truth Table	2-3
2	Functional Test Pattern	3-3
. 3	Functional Test Conditions	3-3
4	AC-Parametric Test Conditions	3-4
5	DC-Parametric Tests	3-7
6	ISS Pattern	3 -8
7	VIH and VIL Test Conditions	3 - 7
8	List of Histograms	4-2
	APPENDIX	
	220 - 11/1/14X	
Α	Histograms	A - 1

1.0 INTRODUCTION

This report documents the results of electrical characterization tests performed to determine the electrical performance characteristics of 25 RCA CDP1853D and 25 Hughes HCMP 1853D CMOS integrated circuits. The performance characteristics were measured under various electrical conditions at five temperatures. The data was analyzed and tabulated to show the effect of operating conditions on performance and to indicate parameter deviations among devices in each group. This information can be used in evaluating typical device performance and in determining specification limits. Accuracy was given precedence over test-time efficiency where practical, and tests were designed to measure worst-case performance.

The tests were divided into three categories: functional, AC parametric, and DC parametric. The functional tests were performed on a pass/fail basis to verify that the device under test (DUT) was logically correct. All voltage and timing conditions (except supply voltage) were set to nominal values to distinguish between functional failures and statistically unusual devices. The AC parametric tests consisted of propagation delays and transition times. These were measured either by a one-shot technique or by a moving strobe method, depending on the nature of the measured parameter. The DC parametric tests were simple static measurements made by forcing specified conditions on the DUT and measuring a voltage or current.

All of these tests were performed under computer program control on a Tektronix S-3260 Automated Test System. All devices were subjected to the full set of tests at ambient temperatures of -55°C, -20°C, 25°C, 85°C, and 125°C. The temperature environment was provided by a Temptronic thermal airstream unit (TP450A) under program control.

Twenty-five devices from each manufacturer (RCA and Hughes) were tested. The data was tabulated and analyzed separately for each lot. There were no functional failures or significantly deviant devices in either lot.

2.0 DEVICE DESCRIPTION

The RCA CDP1853D and Hughes HCMP 1853D are N-bit (expandable) 1-of-8 decoders for use in 1800-series microprocessor systems. They are designed to interface directly with the 1802 microprocessor and to function properly at its maximum operating speed. They use static, silicon-gate, CMOS circuitry with a single voltage supply. They are compatible with 4000-series microcircuits and can be used as general-purpose, 1-of-8 decoders. They are supplied in hermetic, 16-lead, dual-in-line ceramic packages.

A brief functional description of the 1853 device is given in Paragraph 2.2. Pin connections are shown in Figure 1, and a functional diagram appears in Figure 2.




Figure 1. 1853 Pin Connections




Figure 2. 1853 Functional Diagram

2.1 PIN DESCRIPTIONS

2.1.1 N Inputs (NO, N1, N2)

The N inputs provide a 3-bit binary code to select one of the eight outputs (refer to Table 1).

2.1.2 Chip Enable Input (CE)

The chip enable input provides multibit capability. All outputs are low when CE is low.

TABLE 1. TRUTH TABLE

CE	CLA	CLB	EN*	Q*
1	0	,Ō	Q	Q _{n-1} **
1	0	1	1	0 .
1	1	0	0	1
1	1	` 1	1	1
0	_ X	X	0	<u>-</u>

*Q and EN are internal signals, provided here for reference only.

**Remains in previous state.

N2	NI	N0	EN	0 '	1	2	3	4	5	6.	7
0	0	0	1	1	0	0.	0	0	0	0	. 0
0	0	I٠	1	0	1	Ó	0	0 -	0	. 0	0
0	1	0	1	0	0	1	0	0	0	0	0
0	1	1	.1	0	0	0	1	0	0	0	0
1	0	0	1	0.	0	0	0	1	0	0.	0
1	0	1	1	0	0	0	0	0	1	۰٥	0
1	1	0	1	0	0,	0	0	0	0	· 1	0
1 .	. 1	1	1	0	. 0	0	0	0	0	0	1
X	X	X	0	0	0	0	,0	0	0	0	0

The clock inputs determine output timing when CE is high (refer to Table 1).

2.1.4 Outputs (OUT0 through OUT7)

Outputs OUT0 through OUT7 are the eight selectable outputs.

2.2 OPERATION

The N inputs select one of the eight outputs to be high under certain conditions of the chip enable and clock inputs. When the chip enable input is low, all outputs are low. The two clock inputs operate a latch which determines output behavior when CE is high. Refer to Table 1 for details.

3.0 DESCRIPTION OF TESTS

Testing any parameter of an 1853 device involves applying input stimuli to the device and observing its response. The details of these two actions define the specific test or measurement. Microcircuit tests can be divided into functional tests, AC parametric tests, and DC parametric tests. The following are brief explanations of the methods used with the Tektronix S-3260 to perform these tests.

3.1 FUNCTIONAL TESTS

Functional tests are performed on a pass/fail basis using a pattern of logic "I"s and "0"s. The pattern defines a series of stimuli to be presented at the DUT inputs and a series of results to be expected at the outputs. The input levels are provided by drivers whose voltage levels can be programmed individually for each input and whose state (1,0, or inhibited) are controlled by the pattern. The expected DUT output levels are checked by comparators which are also individually programmable and under pattern control. The comparators are strobed so that the output is sampled only during a specific time interval. An error is detected under the following conditions:

1. During comparison for a 1, if the DUT output is less than the logic "1" compare level at any time during the compare window

2. During comparison for a 0, if the DUT output is greater than the logic "0" compare level at any time during the compare window (see Figure 3).

The placement of the compare window and the frequency at which the pattern is run are under program control.

The functional tests were performed using the pattern shown in Table 2. The test conditions are shown in Table 3.

3.2 AC PARAMETRIC TESTS

AC parametric tests performed on the 1853 devices include propagation delays and transition times. There are two ways to measure propagation delays on the S-3260. The most efficient is the one-shot (real time) method, which makes a direct measurement of the time between two transitions. The trigger levels at which the measurement clock starts and stops are determined by comparator settings and are programmable. The other method for propagation delay measurements is the moving-strobe method. This method involves running a functional test pattern (see Paragraph 3:1) while varying the placement of the compare window. If the strobe is moved from a failing condition (short starting time) to a passing condition (longer starting time), the difference between the input transition and the start time at which the output first




Figure 3. Functional Test Timing

TABLE 2. FUNCTIONAL TEST PATTERN

									Τ	'ime	∍ Śl	.ots		··				
	Name	$P_{ ext{in}}$	1	2	3	4	5.	6	7.	8	9	10	11	12	13	14	15	16
	CLA	1	1	1	. 1	1	1	1	1	1	I	l.	1	0	0	0	1	0
	CLB	15	1	1	1	1	1	1	1	1	1	1	0	0	1	0	0	0
uts	CE	13	1	1	1	1	0	.1	1	1	1	0	1	1	1	1	1	1
Inputs) N0	2	-0	1	0	1	1	0	1	0	1	1	0	0	0	0	1	i
	N1	3	0	0	1	1	1	0	0	1	1	1	Ó	0	0	0	1	1
	\ N2	14	0	0	0	0	0	1	· 1	1	1	1	0	0	. 0	0	1	1
	/ 0	4	$\mathbf{l}_{i,j}$	··0	0.	0	0	0	0	0	0	0	0	1	1	0	0	0
-	1	5	. 0	1.	0	0	0	0	0	0	0	0	0	0	0	0	0	0
. 1	2	6	.0.	ò	1	Ō	0	0	0	0	0	0	0	0	0	0	0	0
Outputs) 3	7	0	0	0	1	0	0	, O,	0	0	0	. 0	0	0	0	0	- 0
Out	4	12	0	0	0	0	0	1	0	0	0	0	0	.0	0	΄0	0	0
	5	11	0	0	0	0	0	0	1	0	. 0	0 .	0	0	0	0	0	0
1	6	10	0	0	0	0	0,	0.	0	. 1	0	0.	0	,O	0	0	0	0
Ŀ	` 7	9	0	0	0	0	0	. 0	0	0 .	1	0	0	0	0	0	0	0

TABLE 3. FUNCTIONAL TEST CONDITIONS

Conditions	At 3V	At 15V	
Drivers, high (Logic "1")	3 V	15 V	
Drivers, low (logic "0")	0V	0.A	
Comparators, high	1.5V	7.5 V	
Comparators, low	1.5V	7.5V	
Cycle time (period)	16 μs	16 ⁻ µs	
Compare window: Start	15.95 μs	15.95 μs	
Duration	8 ns	8 ns 🗽	

passes is the propagation delay. Voltage levels for this method can be controlled as in the functional tests.

Transition times are measured indirectly. Propagation delays are measured to the output-under-test at two levels (usually 10 percent and 90 percent of swing). The difference between the two delays is the transition time between the two levels.

The following AC parameters were measured at VDD voltages of 5V and 10V (refer to Table 4 for test conditions):

Propagation Delays (Figure 4)

- 1. Chip enable high to output high (TEOH)
- 2. Chip enable high to output low (TEOL)
- 3. N input change to output high (TNOH)
- 4. N input change to output low (TNOL)
- 5. Clock A low to output high (TAO)
- 6. Clock B low to output low (TBO).

Transition Times (Figure 5)

- I. Output transition, low to high (TTLH)
- 2. Output transition, high to low (TTHL).

TABLE 4. AC-PARAMETRIC TEST CONDITIONS

Parameters	At VDD = 5V	At VDD = 10V
Drivers high	- 5V	10V
Drivers low	0 V	0 V
Comparators:		·
High (prop. delays)	2.5V	5 V
Low (prop. delays)	2.5V	5 V
High (trans times)	4.5V	9 V
Low (trans times)	0.5V	1V
Cycle time	5 µs	5 µs
Output loads - Figure 6	200kΩ, 50 pF	200kΩ, 50 pF




Figure 4. Propagation Delay Timing.





Figure 5. Transition Time



*INCLUDES SYSTEM CAPACITANCE

Figure 6. Output Load

All AC parametric measurements except TNOH and TNOL were measured using the one-shot method. TNOH and TNOL were measured using the moving-strobe method with a pattern similar to a memory ping-pong read. In this pattern, the N inputs were switched so that the outputs were enabled as follows: 0,1,0,2,0,3,0,4...0,7,1,2,1,3...1,7,2,3... etc. This pattern ensures that the worst delay to a given state will be recorded.

3.3 DC PARAMETRIC TESTS

Most of the DC parametric tests were performed in a straightforward manner. Input conditions were applied using the drivers as in
the functional and AC tests, and the pin under test was forced with a
regulated voltage or current supply (depending on the specific parameter).
The desired parameter was then measured and recorded.

The exceptions were the VIH (minimum logic "1" input voltage) and VIL (maximum logic "0" input voltage) tests. These were similar to the walking-strobe propagation delay tests, except that input voltages were moved instead of output compare windows.

In the VIH test, all inputs except the one under test had drive levels of VDD and 0V. Timing conditions were generous. The logic "0" level of the input under test was set at 0V, and the logic "1" level was set to a low enough to ensure voltages that the device would fail to function properly. The functional test was run repeatedly, with the logic "1" level on the input under test raised each time, until the device passed. The voltage at which the device first passed was the minimum logic "1" voltage for the input under test. The VIL test was performed in a similar manner.

Table 5 lists the DC parameters measured, with the exception of VIH and VIL. These two parameters were measured using the functional test pattern of Table 2. The timing and output comparator conditions were the same as those for the functional tests (refer to Paragraph 2.2). The input voltages were varied in 0.1-volt increments as shown in Table 7. Each input was tested separately at each voltage.

TABLE 5. DC-PARAMETRIC TESTS

Symbol	Parameter	Pin	Voltage/Current Forced	VDD-VSS (Volts)	Comments
VICF	Positive input clamp voltage	Each input	$1 \mathrm{mA}$	0.	VDD and VSS tied to ground
VICN	Negative input clamp voltage	Each input	-lmA	0	VDD and VSS tied to ground
IIH	Input current, high	Each input	. 15V	15	0V on other inputs
IIL	Input current, low	Each input	ov	15	15V on other inputs
ЮН	Output current, high	Each output	4.6V 4.5V 9.5V 9.0V 10.5V	5 5 10 10 12	Output under test is in high (logic "1") state
IOL	Output current, low	Each output	0.4V 0.5V 0.5V 1.0V 1.5V	5 5 10 10 12	Output under test is in low (logic ''0'') state
ISS	Quiescent supply current	VSS	0V 0V	10 15	Inputs forced per Table 6. Logic "1" = VDD, Logic "0" = VSS. Outputs open. Ten tests at each voltage.

TABLE 6. ISS PATTERN

Inputs	CLA	CLB	CE	N0	NI	N2
I _{SS1}	1	I	1	0	0	0
. 2	1	1	1	1	0	0
3	1	1	1	0	1	0
4	1	1	1	1	1	0
5	1	I	1	0	0	1
6	1	I	1	1	0	1
7	1	0	1 .	0 _	1	1
8	0	0	1	0	1	I
9	0	1	1	1	1	1
10	0	1	0	1	1	1

TABLE 7. VIH AND VIL TEST CONDITIONS

	Vari	ed	Input Te		Other	Inputs	Out Com	put pare
Parameter	From (V)	To (V)	VIH (V)	VIL (V)	VIH (V)	VIL (V)	High (V)	Low (V)
VIH (5V)	0	5		0	5	0	2.5	2,5
VIL (5V)	5	0	5	-	5	0	2.5	2.5
VIH (10V)	0	10	-	0	10	0	5	5
VIL (10V)	10	0	10	-	10	0	5	5
VIH (12V)	0	12	-	0	12	0	6	6
VIL (12V)	12	0	12	-	12	0.	6	6

4.0 TEST RESULTS

4.1 SUMMARY

All of the devices in both groups passed the functional tests and yielded nominal values in the parametric tests.

4.2 DATA TABULATION

For each parameter, the data was tabulated by device serial number and temperature. The sign "<*" to the right of a value was used to indicate an out-of-range measurement. The minimum, maximum, mean, standard deviation, and median values were listed at the bottom of each temperature column. Out-of-range measurements were excluded from the statistics.

The RCA parts were numbered 3 through 27; the Hughes parts were numbered 28 through 52. The statistics for each group were calculated separately.

In addition to the printed data, histograms of some parameters were provided. Each histogram displays data for one or more parameters at all five temperatures, in ascending order (-55°C, -20°C, 25°C, 85°C, 125°C). The histograms illustrate clearly both the effect of temperature and the distribution of devices for each parameter. RCA and Hughes parts were plotted separately. Table 8 is a list of the parameters plotted. The histograms are provided in Appendix A.


TABLE 8. LIST OF HISTOGRAMS


Parameter	Conditions
ISS	VDD = 15V
IOH	VDD = 5V, $VO = 4.6V$
	VDD = 10V, $VO = 9.5V$
IOL	VDD = 5V, $VO = 0.4V$
	VDD = 10V, $VO = 0.5V$
TEOH and TEOL	VDD = 5V
	VDD = 10V
TNOH	VDD = 5V, 10V
TNOL	VDD = 5V, 10V
· TAO	VDD = 5V, 10V Two histograms
ТВО	VDD = 5V, 10V
TTLH and TTHL	VDD = 5V, 10V

ELECTRICAL CHARACTERIZATION OF HUGHES HCMP 1853D AND RCA CDP1853D N-BIT, CMOS, 1-OF-8 DECODER MICROCIRCUITS


FINAL REPORT


APPENDIX A
HISTOGRAMS






ORIGINAL PAGE IS








OF THE PROPERTY OF THE PARTY OF



















































PRECEDENCE PRICE BLANK NOT PLACED

ORIGINAL PAGE IS OF POOR QUALITY

